VHDL Project : Four way, Four lane, Indian rules based Traffic Light controller Simulation.flv

NARESH SINGH 2012-07-14

Views 1

Hello friends,
Here is the simulation video for four way and four lane traffic light controller, This project is based on VHDL coding, and FSM technique is used to develop that system, This project having total 8 Traffic lights 2 Traffic lights for each way, This system is properly synchronized with other traffic lights and This system is designed to reduce the traffic problems like jam, accidents, etc with minimizing the traffic densities on the ways, in such a manner that how many sides show green so that no problem will accure,...
I hope you like this video, you can represent that project in your college as a major project or minor project as well, You can further implement this project in hardware as well with the help of led lights and PLD devices,

Friends, you are requested to share your suggestions and comments here,

My name is "Naresh Singh Dobal", For more information please write us at [email protected]
Show more

Share This Video


Download

  
Report form
RELATED VIDEOS
Trick to save time in VHDL or verilog HDL simulation
play
03:38

Trick to save time in VHDL or verilog HDL simulation
VHDL & FPGA PROJECT : SLEEP MODE TIMER ON XILINX FPGA.
play
04:23

VHDL & FPGA PROJECT : SLEEP MODE TIMER ON XILINX FPGA.
VHDL Basics - Why You should Learn VHDL and Verilog HDL | Know the importance
play
06:50

VHDL Basics - Why You should Learn VHDL and Verilog HDL | Know the importance
IEEE PROJECTS IN TRICHY,M.E.IEEE PROJECTS IN TRICHY B.E/B.TECH PROJECTS IN TRICHY, MBA IEEE PROJECTS IN TRICHY , MCA PROJECTS IN TRICHY,M.PHIL IEEE PROJECTS IN TRICHY, EMBEDDED PROJECTS IN TRICHY, IEEE EMBEDDED PROJECTS IN TRICHY M.SC PROJECTS TRICHY
play
06:57

IEEE PROJECTS IN TRICHY,M.E.IEEE PROJECTS IN TRICHY B.E/B.TECH PROJECTS IN TRICHY, MBA IEEE PROJECTS IN TRICHY , MCA PROJECTS IN TRICHY,M.PHIL IEEE PROJECTS IN TRICHY, EMBEDDED PROJECTS IN TRICHY, IEEE EMBEDDED PROJECTS IN TRICHY M.SC PROJECTS TRICHY
BE Projects, B.Tech Projects, College Projects, Student Projects, Final Year Projects, Real Time Projects, Engineering Projects, MCA Projects, Polytechnic Projects, Diploma Projects
play
00:51

BE Projects, B.Tech Projects, College Projects, Student Projects, Final Year Projects, Real Time Projects, Engineering Projects, MCA Projects, Polytechnic Projects, Diploma Projects
Practical Exercise 02: Building a Half Subtractor with Xilinx ISE (Ex 02) | VHDL
play
17:49

Practical Exercise 02: Building a Half Subtractor with Xilinx ISE (Ex 02) | VHDL
Xilinx Vivado for Beginners: VHDL Code for Every Gate
play
10:52

Xilinx Vivado for Beginners: VHDL Code for Every Gate
FPGA verilog tutorial using xilinx ise
play
08:09

FPGA verilog tutorial using xilinx ise
[Popular] E_Books FPGA Prototyping by VHDL Examples: Xilinx Spartan-3 Version Full Online
play
00:29

[Popular] E_Books FPGA Prototyping by VHDL Examples: Xilinx Spartan-3 Version Full Online
Practical Exercise 01 : Building a Half Adder with Xilinx ISE (Ex 01) | VHDL
play
16:51

Practical Exercise 01 : Building a Half Adder with Xilinx ISE (Ex 01) | VHDL
[PDF Download] FPGA Prototyping by VHDL Examples: Xilinx Spartan-3 Version [Read] Online
play
00:06

[PDF Download] FPGA Prototyping by VHDL Examples: Xilinx Spartan-3 Version [Read] Online
BE Projects, B.Tech Projects, College Projects, Final Year Projects, Real Time Projects, Engineering Projects, MCA Projects, Polytechnic Projects, Diploma Projects - www.ncct.in, ncctchennai@gmail.com, 28235816
play
01:35

BE Projects, B.Tech Projects, College Projects, Final Year Projects, Real Time Projects, Engineering Projects, MCA Projects, Polytechnic Projects, Diploma Projects - www.ncct.in, [email protected], 28235816